TileCal Electronics Upgrade

Europe/Madrid
Seminario DIE

Seminario DIE

    • 13:00 13:10
      Introduction and organization issues 10m
      Ponente: Sr. Enrique Sanchis (Dep. Electronic Engineering - Universidad de Valencia)
    • 13:10 13:30
      Status and plans for mezzanine board 20m
      Ponente: Sr. Fernando Carrió (Dep. Electronic Engineering - Universidad de Valencia)
      Slides
    • 13:30 13:50
      Status and plans for Xilinx development 20m
      Ponente: Sr. Pablo Moreno (IFIC - Universidad de Valencia)
      Slides
    • 13:50 14:00
      LIB collaboration 10m
      Ponente: Sr. Alberto Valero (IFIC- Universidad de Valencia)
      Slides
    • 14:00 14:20
      AOB 20m
      Ponente: Sr. Enrique Sanchis (Dep. Electronic Engineering - Universidad de Valencia)
Your browser is out of date!

Update your browser to view this website correctly. Update my browser now

×